910

INFORMATION DISCLOSURE CITATION

Customer Number: 26615

ATTORNEY'S DKT NO. H1442

APPLICATION NO. Linessigned 10/728

APPLICATION NO. Linessigned 10/728

Wiley Eugene Hill et al. GROUP SISSIONED LINESSIGNED

PTO-1449			December 8, 2003		8, 2003	Unassigned (C)		
		U	.S. PATENT DO	CUMENTS				
EXAMINER'S INITIALS	PATENT NO.	DATE	NAME		CLASS	SUBCLASS	FILING DATE	
TH	4,996,574	02-26-91	Shirasaki		357	23.7	06-30-89	
	1	FOF	REIGN PATENT D	OCUMENTS				
EXAMINER'S INITIALS	PATENT NO.	DATE	DATE COUNTRY .		CLASS	SUBCLASS	Trans Yes	lation
	(02/100		163	
							<u> </u> -	
	} .							
	OTHER DOC	UMENTS (In	cluding Author,	Title, Date, Po	ertinent Pag	es, Etc.)	·	
THE	Digh Hisamoto et al., "FinFET-A Self-Aligned Double-Gate MOSFET Scalable to 20 nm," IEEE Transactions on Electron Devices, Vol. 47, No. 12, December 2000, pages 2320-2325.							
	421-424.	·	o-20nm CMOS F			·		es
	Xuejue Huang et al., "Sub-50 nm P-Channel FinFET," IEEE Transactions on Electron Devices, Vol. 48, No. 5, May 2001, pages 880-886.							
(50-nm FinFET:					
TH	Yang-Kyu Choi et al., "Nanoscale CMOS Spacer FinFET for the Terabit Era," IEEE Electron Device Letters, Vol. 23, No. 1, January 2002, pages 25-27.							
THE	Co-pending U.S. Application Serial No. 10/638,334, filed August 12, 2003, entitled: "Systems and Methods for Forming Dense N-Channel and P-Channel Fins Using Shadow Implantation," 16 page specification, 18 sheets of drawings.							
THE	Co-pending U.S. Application Serial No. 10/429,697, filed May 6, 2003, entitled: "FinFET-Based SRAM Cell," 16 page specification, 12 sheets of drawings.							
EXAMINER	77.570	1.50	D/	ATE CONSIDE	RED			

The The HO DATE CONSIDERED 04

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).